MCQ-50M1699WLAN Module

ConnectCore TM for i.MX51 TM Hardware Reference Preliminary Information 90001128_D 12/22/2010 © 2010 Digi International, Inc. 2 ©2010 Digi International Inc. All rights reserved. Digi, Digi International, the Digi logo, a Digi International Company, Digi JumpStart Kit, ConnectCore, NET+, NET+OS and NET+Works are trademarks or registered trademarks of Digi International, Inc. in the United States and other countries worldwide. All other trademarks are the property of their respective owners. All other trademarks mentioned in this document are the property of their respective owners. Information in this document is subject to change without notice and does not represent a commitment on the part of Digi International. Digi provides this document “as is,” without warranty of any kind, either expressed or implied, including, but not limited to, the implied warranties of fitness or merchantability for a particular purpose. Digi may make improvements and/or changes in this manual or in the product(s) and/or the program(s) described in this manual at any time. This product could include technical inaccuracies or typographical errors. Changes are periodically made to the information herein; these changes may be incorporated in new editions of the publication. Contents © 2010 Digi International, Inc. 3 Chapter 1: About the Module ........................................... 9 Features and Functionality .................................................. 10 Module Variant ............................................................... 11 Block Diagram ................................................................. 12 CPU ............................................................................ 12 Module ........................................................................ 13 Module Pinout ................................................................. 14 Pinout Legend ................................................................ 14 J1 Pinout ..................................................................... 14 J2 Pinout ..................................................................... 21 Power ........................................................................... 30 Module Power Supplies ..................................................... 30 Supply Inputs................................................................. 30 Supply Outputs .............................................................. 31 MC13892 Power Management .............................................. 32 Memory ......................................................................... 33 DDR2 SDRAM Memory ....................................................... 33 NAND Flash Memory......................................................... 33 Chip selects .................................................................... 33 Chip Select Memory Map ................................................... 33 Multiplexed GPIO ............................................................. 34 GPIO Multiplexing Table .................................................... 34 Interfaces ...................................................................... 39 1-Wire ......................................................................... 39 Accelerometer ............................................................... 39 ADC and Touch Screen ..................................................... 39 Synchronous Serial Interface (SSI) ........................................ 40 External Memory Interface (EMI) ......................................... 41 Ethernet 1 .................................................................... 41 Ethernet 2 .................................................................... 41 I 2 C ............................................................................. 42 Video Subsystem ............................................................ 43 Video Processing Unit (VPU)............................................... 43 Image Processing Unit (IPU) ............................................... 45 Keypad ........................................................................ 47 Memory Cards................................................................ 47 PWM ........................................................................... 48 RTC ............................................................................ 49 SPDIF .......................................................................... 49 SPI ............................................................................. 50 Contents © 2010 Digi International, Inc. 4 Watchdog Timer ............................................................. 50 UART .......................................................................... 51 USB Host and USB OTG ..................................................... 51 WLAN ........................................................................... 52 WLAN .......................................................................... 52 Cable Specification: U.FL/W.FL to RP-SMA ............................. 53 Chapter 2: About the Development Board ..................... 54 What’s on the Development Board? ........................................ 54 The Development Board .................................................... 56 Switches and Push-buttons .................................................. 57 Power Switch, S2 ............................................................ 57 Reset Button, S4 ............................................................. 58 Power Button, S11 .......................................................... 58 User Buttons, S3 and S5 .................................................... 58 Ident Button, S10 ........................................................... 58 Legend for Multi-Position Switches....................................... 58 UART 1 Switch, S6........................................................... 59 UART 2 Switch, S7...........................…

Text truncated - open the document above for the full version.

ConnectCore for i.MX51 © 2010 Digi International, Inc. 71 Two 2 x 10 pin headers, X15 and X17, are provided on the development board for connecting two Digi camera application kits (optional) or customer specific hardware. X15 connector for camera 1 X17 connector for camera 2 X15 Pinout X17 Pinout PinSignalPinSignal 1+2.775V2GND 3CSI1_D124CSI1_D13 5CSI1_D146CSI1_D15 7CSI1_D168CSI1_D17 9CSI1_D1810CSI1_D19 11CSI1_MCLK12CSI1_PIXCLK 13CSI1_HSYNC/GPIO3_1514CSI1_VSYNC/GPIO3_14 15GPIO1_2/I2C2_SCL16GPIO1_3/I2C2_SDA 17CSI1_D1018CAMRESET1#/GPIO3_13/CSI1_D19 19GND20CSI1_D11 PinSignalPinSignal 1+2.775V2GND 3CSI2_D12/GPIO4_94CSI2_D13/GPIO4_10 5CSI2_D146CSI2_D15 7CSI2_D168CSI2_D17 9CSI2_D18/GPIO4_1110CSI2_D19/GPIO4_12 11CSI1_MCLK12CSI2_PIXCLK/GPIO4_15 13CSI2_HSYNC/GPIO4_1414CSI2_VSYNC/GPIO4_13 15GPIO1_2/I2SC2_SCL16GPIO1_3/I2C2_SDA 17-18CAMRESET2#/APIO3_7 19GND20- ConnectCore for i.MX51 © 2010 Digi International, Inc. 72 Digital IO Interface Digital I/O Connector, X45 ConnectCore for i.MX51 © 2010 Digi International, Inc. 73 Digital I/O Connector, X45 The development board provides a 3.81mm green terminal block, X45, for accessing eight on chip digital GPIOs of the i.MX51 CPU. On the development board, GPIO3_6 is connected to USER_KEY1. When using this signal as digital I/O, the USER_KEY1 should not be used. Note: The digital I/O interface is not protected against ESD, over voltage or inverse polarity. Care must be taken when using these signals. Pin SignalVoltage Level 1GPIO3_11/SPI2_MISO/NANDF_RB3+3.15V 2GPIO3_18/NANDF_CS2#+3.15V 3GPIO3_9/SPI2_RDY/USER_LED2/NANDF_RB1+3.15V 4GPIO3_10/SPI2_SCLK/USER_LED1/NANDF_RB2+3.15V 5GPIO3_20/NANDF_CS4#+3.15V 6GPIO3_21/NANDF_CS5#+3.15V 7GPIO3_22/NANDF_CS6#+3.15V 8GPIO3_6/DISPB2_SER_DIO/USER_KEY1+2.775 9GND0V ConnectCore for i.MX51 © 2010 Digi International, Inc. 74 Ethernet 1 Interface The development board provides one 8-wire RJ-45 jack with integrated 1:1 transformers and link/activity LEDs for the Ethernet 1 interface. This interface is attached to the Fast Ethernet controller (FEC) of the i.MX51. The ConnectCore for i.MX51 module provides a 10/100 Ethernet PHY chip for this interface. The Ethernet 1 RJ-45 connector also supports 802.3af (PoE). Ethernet 1 RJ-45, X7 ConnectCore for i.MX51 © 2010 Digi International, Inc. 75 Ethernet 1, RJ-45 Connector X7 The table below shows the pinout of the Ethernet 1 RJ-45 connector. The table below shows the description of the Ethernet 1 LEDs. PinSignal 802.3af End-Span (mode A) 802.3ad Mid-Span (mode B) Description 1TXD+Negative V Port Transmit data+ 2TXD-Negative V Port Trandmit data- 3RXD+Positive V Port Receive data+ 4EPWR+Positive V Port Power from switch+ 5EPWR+Positive V Port Power from switch+ 6RXD-Positive V Port Receive data- 7EPWR-Negative V Port Power from switch- 8EPWR-Negative V portP Power from switch- LEDDescription YellowNetwork activity (speed): - Flashing - indicates network traffic - Off - no network traffic GreenNetwork link: - On - indicates an active network link - Off - no network link present ConnectCore for i.MX51 © 2010 Digi International, Inc. 76 Ethernet 2 Interface The development board provides a 2x20 expansion connector for connecting an optional Digi Ethernet adapter board (100M_ETHADPT) or customer specific setup. The Ethernet 2 interface is provided by an optional on-module Ethernet MAC/PHY. Note: The ConnectCore for i.MX51 modules included in the development kits are supporting the Ethernet 2 interface. Ethernet 2 Connector, J27 ConnectCore for i.MX51 © 2010 Digi International, Inc. 77 Ethernet 2, Connector J17 The table below shows the pinout of the Ethernet 2 expansion connector. PinSignalPinSignal 1GND2GND 3ETH2_TX+4ETH2_RX+ 5ETH2_TX-6ETH2_RX- 7GND8GND 9Reserved (ETH2_DC+)10Reserved (ETH2_DD+) 11Reserved (ETH2_DC-)12Reserved (ETH2_DD-) 13GND14GND 15ETH2_ACTIVITY#16ETH2_LINK# 17-18- 19-20- 21-22- 23-24- 25-26- 27-28- 29-30- 31-32- 33-34- 35-36- 37-38- 39-40- ConnectCore for i.MX51 © 2010 Digi International, Inc. 78 HDMI Interface The development board provides an HDMI interface connected to the disaply interface 1 of the ConnectCore for 1.MX51 CPU. An Analog Devices AD9389 HDMI transmitter is used in the development board. This HDMI transmitter is controlled through the I 2 C port 2 of the ConnectCore for 1.MX51. HDMI Connector, J19 ConnectCore for i.MX51 © 2010 Digi International, Inc. 79 The I 2 C device address of the HDMI transmitter is the following: HDMI Connector, J19 The development board provides an HDMI connector, J19. THe HDMI interface is connected to the Display 1 interface of the ConnectCore for 1.MX51 CPU. The table below shows the pinout of the HDMI connector: InterfaceI 2 C Address (7 bits) HDMI transmitter (AD9389)2 0 x 39 PinSignal 1HDMI_TX2+ 2GND 3HDMI_TX2- 4HDMI_TX1+ 5GND 6HDMI_TX1- 7HDMI_TX0+ 8GND 9HDMI_TX0- 10HDMI_TXC+ 11GND 12HDMI_TXC- 13NC 14NC 15HDMI_SCL 16HDMI_SDA 17GND 18+5V 19HOTPLUG_DET ConnectCore for i.MX51 © 2010 Digi International, Inc. 80 I 2 C Interface I C Header, P22 2 ConnectCore for i.MX51 © 2010 Digi International, Inc. 81 2 C Header, P22 Pin header P22 provides access to the i.MX51 I 2 C port 2 interface. The I 2 C port 2 is connected to the following headers/interfaces on the development board. I 2 C port 2 is connected to the following interfaces of the ConnectCore for 1.MX51 module: The table below provides the pinout of connector P22: By default, this interface is configuresto operate in GPIO mode. InterfaceI 2 C Address (7 bits) I 2 C Header - Camera 10 x5 C (Digi CC-ACC-MT9V111) Camera 20 x4 8 (Digi CC-ACC-MT9V111) HDMI Transmitter0 x 39 LCD 1- LCD 2- Audio CODEC0 x 1A Peripheral connector- InterfaceI 2 C Address (7 bits) Accelerometer (MMA7455L)0 x 31D PinFunctionDefaults to 1I 2 C_SDAGPIO1_3 2+2.775V 3I 2 _SCLGPIO1_2 4GND ConnectCore for i.MX51 © 2010 Digi International, Inc. 82 JTAG Interface JTAG Interface, X13 ConnectCore for i.MX51 © 2010 Digi International, Inc. 83 Standard JTAG ARM Connector, X13 The standard JTAG ARM connector…

Text truncated - open the document above for the full version.

ConnectCore for i.MX51 © 2010 Digi International, Inc. 91 Module Connectors and Signal Rails Module Connector, J2 Signal Rail 2, J26 Signal Rail 1, J25 Module Connector, J1 ConnectCore for i.MX51 © 2010 Digi International, Inc. 92 Module Connectors See the "Module Pinout" chapter on page 14 for related information. Signal Rails, J25 and J26 The development board provides two 2x80 pin signal rails, J25 and J26. These connectors provide most of the signals available on the module connectors and can be used for measurement or development purposes. J25 corresponds to module connector J1 J26 corresponds to module connector J2 J25 Pinout PinSignalPinSignal 1CSI1_D82CSI1_D9 3CSI1_D104CSI1_D11 5CSI1_D126CSI1_D13 7CSI1_D148CSI1_D15 9CSI1_D1610CSI1_D17 11CSI1_D1812CSI1_D19 13CSI1_VSYNC/GPIO3_1414CSI1_HSYNC/GPIO3_15 15CSI1_PIXCLK16CSI1_MCLK 17WLAN_TDO18WLAN_TCK 19WLAN_TDI20WLAN_TMS 21WLAN_LED22RS_BT_PRIORITY 23RS_WLAN_ACTIVE24RS_BT_ACTIVE 25+2.775V26WLAN_DISABLE# 27+2.775V28+2.775V 29MC13892_GPO130+2.775V 31PMIC_PWRON132PMIC_STDBY_REQ 33PMIC_INT_REQ34PWRGTDRV1 35CHRGLED36PWRGTDRV2 37CHRGSE1#38VCC_COINCELL 39VLIO40+5V_IN ConnectCore for i.MX51 © 2010 Digi International, Inc. 93 41VLIO42+5V_IN 43VLIO44+5V_IN 45DISP2_SER_DIN/GPIO3_546DISPB2_SER_DIO/GPIO3_6 47DISPB2_SER_RS/GPIO3_848DISPB2_SER_CLK/GPIO3_7 49DISP2_DATA0/MII_RXD3/USBH3_CLK50DISP2_DATA1/MII_RX_ER/USBH3_DIR 51DISP2_DATA252DISP2_DATA3 53DISP2_DATA454DISP2_DATA5 55DISP2_DATA6/MII_TXD1/USBH3_STP56DISP2_DATA7/MII_TXD2/USBH3_NXT 57DISP2_DATA8/MII_TXD3/USBH3_DATA058DISP2_DATA9/MII_TXEN/USBH3_DATA1 59DISP2_DATA10/MII_COL/USBH3_DATA260DISP2_DATA11/MII_RX_CLK/USBH3_DATA3 61DISP2_DATA12/MII_RX_DV/USBH3_DATA462DISP2_DATA13/MII_TX_CLK/USBH3_DATA5 63DISP2_DATA14/MII_RXD0/USBH3_DATA664DISP2_DATA15/MII_TXD0/USBH3_DATA7 65D12_PIN2/MII_MDC66D12_DISP_CLK/MII_RXD1 67D12_PIN4/MII_CRS68D12_PIN3/MII_MDIO 69IOR70IOG 71IOR_BACK72IOG_BACK 73IOB74JTAG_TRST# 75IOB_BACK76JTAG_MOD# 77JTAG_TCK78JTAG_DE# 79JTAG_TMS80RESET_IN# 81JTAG_TDI82+1.8V 83JTAG_TDO84EIM_CS1/GPIO2_26 85POR#86EIM_CS3/GPIO2_28 87EIM_CS0/GPIO2_2588EIM_CS5_LAN9221_CS#/GPIO2_30 89EIM_CS2/GPIO2_2790EIM_LBA/GPIO3_1 91EIM_CS4/GPIO2_2992EIM_DA1/TRACE17 93EIM_DTACK/GPIO2_3194EIM_DA3/TRACE19 95EIM_DA0/TRACE1696EIM_DA5/TRACE21 97EIM_DA2/TRACE1898EIM_DA7/TRACE23 99EIM_DA4/TRACE20100EIM_DA9/TRACE25 101EIM_DA6/TRACE22102EIM_DA11/TRACE27 103EIM_DA8/TRACE 24104EIM_DA13/TRACE29 105EIM_DA10/TRACE26106EIM_DA15/TRACE31 PinSignalPinSignal ConnectCore for i.MX51 © 2010 Digi International, Inc. 94 107EIM_DA12/TRACE28108EIM_DA17/TRACE1 109EIM_DA14/TRACE30110EIM_DA19/TRACE3 111EIM_DA16/TRACE0112EIM_DA21/TRACE5 113EIM_DA18/TRACE2114EIM_DA23/TRACE7 115+3.15V116EIM_DA25/TRACE9 117EIM_DA20/TRACE4118EIM_DA27/TRACE11 119EIM_DA22/TRACE6120EIM_DA29/TRACE13 121EIM_DA24/TRACE8122EIM_DA31/TRACE15 123EIM_DA26/TRACE10124EIM_A17/GPIO2_11 125EIM_DA28/TRACE12126EIM_A19/GPIO2_13 127EIM_DA30/TRACE14128EIM_A21/GPIO2_15 129EIM_A16/GPIO2_10130EIM_A23/GPIO2_17 131EIM_A18/GPIO2_12132EIM_A25/GPIO2_19 133EIM_A20/GPIO2_14134EIM_A27/GPIO2_21 135EIM_A22/GPIO2_16136EIM_OE#/GPIO2_24 137EIM_A24/GPIO2_18138EIM_RW# 139EIM_A26.GPIO2_20140EIM_CRE/GPIO3_2 141EIM_EB0142EIM_WAIT 143EIM_EB1144GND 145EIM_EB2/GPIO2_22/TRCTL146EIM_BCLK 147EIM_EB3/GPIO2_23/TRCLK148GND 149NANDF_ALE/GPIO3_5150NAND_RE#/SD3_DATA1/GPIO3_4 151NANDF_WP#/SD3_DATA2/GPIO3_7152NANDF_CLE/GPIO3_6 153NANDF_RB1_SP12_RDY/GPIO3_9154NANDF_RB0/SD3_DATA3/GPIO3_8 155NANDF_RB3/SP12_MISO/GPIO3_11156NANDF_R2/SP12_SCLK/GPIO3_10 157-158- 159-160- PinSignalPinSignal ConnectCore for i.MX51 © 2010 Digi International, Inc. 95 J26 Pinout PinSignalPinSignal 1DISP1_DAT02DISP1_DAT1 3DISP1_DAT24DISP1_DAT3 5DISP1_DAT46DISP1_DAT5 7DISP1_DAT68DISP1_DAT7 9DISP1_DAT810DISP1_DAT9 11DISP1_DAT1012DISP1_DAT11 13DISP1_DAT1214DISP1_DAT13 15DISP1_DAT1416DISP1_DAT15 17DISP1_DAT1618DISP1_DAT17 19DISP1_DAT1820DISP1_DAT19 21DISP1_DAT2022DISP1_DAT21 23DISP1_DAT2224DISP1_DAT23 25DI1_PIN226DI1_DISP_CLK 27DI1_PIN11/GPIO3_028DI1_PIN3 29DI1_PIN13/GPIO3_230DI1_PIN12/GPIO3_1 31DI1_PIN1532DI_GP1 33DI_GP234DI_GP3/MII_TX_ER 35DI_GP4/MII_RXD236DI1_D0_CS/GPIO3_3 37DI1_D1_CS/GPIO3_438ADIN5 39TOUCH_X140ADIN6 41TOUCH_X242ADIN7 43TOUCH_Y144ADC_GND 45TOUCH_Y246ADTRIG 47SWBST48- 49LEDR50- 51LEDG52- 53LEDB54- 55CSI2_D12/GPIO4_956CSI2_D13/GPIO4_10 57CSI2_D1458CSI2_D15 59CSI2_D1660CSI2_D17 ConnectCore for i.MX51 © 2010 Digi International, Inc. 96 61CSI2_D18/GPIO4_1162CSI2_D19/GPIO4_12 63CSI2_VSYNC/GPIO4_1364CSI2_HSYNC/GPIO4_14 65CSI2_PIXCLK/GPIO4_1566GPIO1_8/USB_PWR 67GPIO1_7/MMA7455LR_INT168GPIO1_2/PWM1/I2C2_SCL 69GPIO1_6/MMA7455LR_INT270GPIO1_3/PWM2/I2C2_SDA 71CKIH172CLK32K_PER 73SD2_DATA0/SD1_DATA4/SPI_MOSI74CKIH2 75SD2_DATA1/SD1_DATA576SD2_CLK/I2C1_SDA/SPI_SCLK 77SD2_DATA2/SD1/DATA678SD2_CMD/I2C1_SCL/SPI_MOSI 79SD2_DATA3/SD1_DATA7/SPI_SS280KEY_COL0 81ROW082KEY_COL1 83ROW184KEY_COL2 85ROW286KEY_COL3 87ROW388KEY_COL5/UART3_CTS#/I2C2_SDA 89KEY_COL4/UART3_RTS#/I2C2_SCL90GPIO1_0/SD1_CD#/SPI_SS2 91OWIRE_LINE/GPIO1_2492GPIO1_1/SD1_WP#/SPI_MISO 93SC1_CMD/AUD5_RXFS/SPI_MOSI94SD1_DAT0/AUD5_TXD/SPI_MOSI 95SD1_CLK/AUD5_RXC/SPI_SCLK96SD1_DATA1/AUD5_RXD 97WDOG1#/GPIO1_498SD1_DATA2/AUD5_TXC 99CSPI1_MOSI/I2C1_SDA/GPIO4_22100SD1_DATA3/AUD5_TXFS/SPI_SS1 101CSPI1_MISO/AUD4_RXD/GPIO4_23102CSPI1_SS0_PMIC/AUD4_TXC/GPIO4_24 103CSPI1_SCLK/I2C1_SDA/GPIO4_27104CSPI1_SS1/AUD4_TXD/GPIO4_25 105UART1_RXD/GPIO4_28106CSPI1_RDY/AUD4_TXFS/GPIO4_26 107UART1_TXD/PWM2/GPIO4_29108UART1_RTS#/GPIO4_30 109UART2_RXD/GPIO1_20110UART1_CTS#/GPIO4_31 111UART2_TXD/GPIO1_21112UART3_RXD/UART1_DTR#/GPIO1_22 113USBH1_DATA2/UART2_TXD/GPIO1_13114UART3_TXD/UART1_DSR#/GPIO_23 115USBH1_DATA4/SPI_SS0/GPIO1_15116USBH1_DATA0/UART2_CTS#/GPIO1_11 117USBH1_DATA6/SPI_SS2/GPIO1_17118USBH1_DATA1/UART2_RXD/GPIO1_12 119USBH1_DIR/SPI_MOSI/GPIO1_26/ I2C2_SDA 120USBH1_DATA3/UART2_RTS#/GPIO1_14 121USBH1_STP/SPI_RDY/GPIO1_27122USBH1_DATA5/SPI_SS1/GPIO1_16 PinSignalPinSignal ConnectCore for i.MX51 © 2010 Digi International, Inc. 97 123USBH1_NXT/SPI_MISO/GPIO1_28124USBH1_DATA7/SPI_SS3/SPI2_SS3/ GPIO1_18 125AUD3_BB_TXD…

Text truncated - open the document above for the full version.

ConnectCore for i.MX51 © 2010 Digi International, Inc. 111 By default, serial port 1 signals are configured as GPIO signals. Serial Port 3, TTL Interface, X19 The serial (UART) port 3 interface is a TTL interface connected to a 2x5 pin, 2.54mm connector, X19. The connector supports only TTL level signals. The serial port 3 interface is connected to i.MX51 UART port 3. Serial port 3 pins are allocated as shown: By default, serial port 3 signals are configured to their respective GPIO or KEY_COL signals. Serial port 3 is connected to the X19 connector and to the XBee module socket. Two jumpers (J30 and J31) are used in the development board to select the connector where serial port 3 will be available. Refer to the “Jumpers” section of this document for more information. By default serial port 3 CTS# signal is not connected to X19. A 0 Ω resistor, R44, must be manually populated to connect this signal to the X19 connector. PinFunctionDefaults to 1NC- 2NC- 3RXDGPIO1_22 4RTS#KEY_COL4 5TXDGPIO1_23 6CTS#KEY_COL5 7NC- 8NC- 9GND- 10+3.3V- ConnectCore for i.MX51 © 2010 Digi International, Inc. 112 USB Host Interface USB Host Connectors, J8 and J10 The development board provides four standard type A receptacles for a USB host connection. A 4-Port USB hub is used in the development board to convert the USB host port 1 of the module into four USB host ports. The module supports low, full and high speed USB 2.0 connectivity. USB Host Connectors, J8 & J10 ConnectCore for i.MX51 © 2010 Digi International, Inc. 113 USB OTG Interface USB OTG Connector, J11 The development board provides a standard mini-AB type receptacle for a USB OTG connection. The module supports full and high speed USB2.0 connectivity. USB OTG Connector, J11 ConnectCore for i.MX51 © 2010 Digi International, Inc. 114 User Interface The development board provides two user buttons and two user LEDs connected to GPIO signals of the i.MX51. The user buttons and the user LEDs can be enabled or disabled by correctly setting the corresponding jumpers. User Interface ConnectCore for i.MX51 © 2010 Digi International, Inc. 115 The table below shows the GPIO signal assigned to the user interface, and the jumpers used to enable/disable the buttons and LEDs: SignalGPIOJumper Comment USER_BUTTON1GPIO3_6J2810K pull-up to +2.775V on the development board USER_LED1#GPIO3_10J16 USER_BUTTON2GPIO1_1J2910K pull-up to +2.775V on the development board USER_LED2#GPIO3_9J9 ConnectCore for i.MX51 © 2010 Digi International, Inc. 116 Analog Video Interface VGA Connector, X32 ConnectCore for i.MX51 © 2010 Digi International, Inc. 117 Analog Video Connector, X32 The development board provides an Analog Video connector. This connector is a 15-pin female connector, labeled X32. The Analog Video interface is connected to the Display 1 interface of the i.MX51 CPU. The table below shows the pinout of the Analog Video connector. PinSignal 1VGA_RED 2VGA_GREEN 3VGA_BLUE 4NC 5GND 6RED_RETURN 7GREEN_RETURN 8BLUE_RETURN 9NC 10GND 11NC 12NC 13HSYNC# 14VSYNC# 15NC ConnectCore for i.MX51 © 2010 Digi International, Inc. 118 WLAN Interface Primary Antenna Connectors, P12 & P14 Secondary Antenna Connectors, P13 & P15 ConnectCore for i.MX51 © 2010 Digi International, Inc. 119 Antenna Connectors (WLAN) The development board provides the following connectors for the WLAN interface: P12 and P13: these two UFL connectors are used to connect the WLAN interface of the  ConnectCore for i.MX51 to the development board. Two coaxial cables are used for  this connection. P14 and P15: these two RP-SMA connectors are used to connect two (primary and  secondary) WLAN antennas The following picture shows the WLAN antenna connections. ConnectCore for i.MX51 © 2010 Digi International, Inc. 120 Digi XBee TM Interface Digi XBee Connectors, X28 & X29 ConnectCore for i.MX51 © 2010 Digi International, Inc. 121 Digi XBee TM Module Connectors, X28 and X29 The development board provides two 10-pin, 2.0mm connectors, X28 and X29, supporting a Digi XBee module. The XBee serial port is shared with UART port 3 on the development board. Two jumpers (J30 and J31) are used in the development board to select the connector where serial port 3 will be available. Refer to the “Jumpers” section of this document for more information. The table below shows the pinout of the XBee module connectors. PinSignalPinSignal X28-1+3.3VX29-1IDENT X28-2XBEE_DOUTX29-2 X28-3XBEE_DINX29-3 X28-4NCX29-4 X28-5XBEE_RESET#X29-5XBEE_RTS# X28-6-X29-6ASSOC X28-7-X29-7 X28-8-X29-8ON/SLEEP# X28-9XBEE_SLEEP_RQX29-9XBEE_CTS# X28-10GNDX29-10 © 2010 Digi International, Inc. 122 Module Specifications APPENDIX A This appendix provides ConnectCore for i.MX51 module specifications. ConnectCore for i.MX51 © 2010 Digi International, Inc. 123 Mechanical Specifications Environmental Specifications Length: 82 mm (3.228 inches) Width: 50 mm (1.968 inches) Height : –PCB: 1.40 mm (0.055 inches) –Top side part: 3.60 mm (0.142 inches) –Bottom side part: 2.20 mm (0.087 inches) Operating temperature: 600MHz variant: -40ºC to +85ºC (-40ºF to +185ºF) 800MHz variant: 0ºC to +70ºC (32ºF to +158ºF) Storage temperature: -40ºC to +125ºC (-40ºF to +257ºF) ConnectCore for i.MX51 © 2010 Digi International, Inc. 124 Network Interface Antenna specifications: 802.11 a/b/g antenna Attributes Dimensions Note: Dimensions are provided for reference purposes only. The actual antenna might vary. AttributeBand 1Band 2 Frequency2.4 ~ 2.4835 GHz5.15 ~ 6 GHz Bandwidth120MHz875MHz Wavelength1/4 Wave1/4 Wave Impedance50 Ohm50 Ohm VSWR< 19 typ. Center< 19 typ. Center ConnectorRP-SMARP-SMA Gain2.3dBi3.6dBi DimensionSee measurements in the drawing after this table Part Number ANT-DB1-RAF-RPS ConnectCore for i.MX51 © 2010 Digi International, Inc. 125 Antenna Specification: 802.11b/g antenna Attributes Dimensions Note: Dimensions are provided for reference purposes only. The actual antenna might vary. AttributeProperty Frequency2.4 ~ 2.5GHz Power Output2W DB Gain2dBi VSWR< or = …

Text truncated - open the document above for the full version.

Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 142 of 154 Anne x B E xte rna l pho togr aphs o f the E U T Photo document ation: Photo 1: Photo 2: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 143 of 154 Photo 3: Photo 4: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 144 of 154 Photo 5: Photo 6: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 145 of 154 Photo 7: Photo 8: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 146 of 154 Photo 9: Photo 10: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 147 of 154 Photo 11: Photo 12: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 148 of 154 Photo 13: Photo 14: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 149 of 154 Photo 15: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 150 of 154 Anne x C In tern al ph otog rap hs of the E U T Photo document ation: Photo 1: Photo 2: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 151 of 154 Photo 3: Photo 4: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 152 of 154 Photo 5: Photo 6: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 153 of 154 Photo 7:

Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 142 of 154 Anne x B E xte rna l pho togr aphs o f the E U T Photo document ation: Photo 1: Photo 2: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 143 of 154 Photo 3: Photo 4: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 144 of 154 Photo 5: Photo 6: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 145 of 154 Photo 7: Photo 8: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 146 of 154 Photo 9: Photo 10: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 147 of 154 Photo 11: Photo 12: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 148 of 154 Photo 13: Photo 14: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 149 of 154 Photo 15: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 150 of 154 Anne x C In tern al ph otog rap hs of the E U T Photo document ation: Photo 1: Photo 2: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 151 of 154 Photo 3: Photo 4: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 152 of 154 Photo 5: Photo 6: Test report no.: 1-1554-01-14/09-A 2010-12-07 Page 153 of 154 Photo 7:

MPE calculation These equations are generally accurate in the far field of an antenna but will over predict power density in the near field, where they could be used for making a “worst case” prediction. S = PG/4πR 2 where S = power density ( in appropriate units, e.g. mW/cm 2 ) P = power input to the antenna (in appropriate units e.g. mW) G = power gain of the antenna in the direction of interest relative to the isotropic radiator R = distance to the centre of radiation of the antenna (appropriate units e.g. cm) Or S = EIRP/4πR 2 where EIRP = equivalent isotropically radiated power Calculation: ISM band 1 – 5150 MHz – 5250 MHz (lowest channel 5180; highest channel 5240 MHz) (Calculated for max. EIRP) EIRP: 16.82 dBm (48.08 mW) calculated at distance of 20 cm: power density = 48.08 mW / 4 π 20 2 = 0.0096 mW/ cm 2 Calculation: ISM band 2 – 5250 MHz – 5350 MHz (lowest channel 5260; highest channel 5320 MHz) (Calculated for max. EIRP) EIRP: 16.90 dBm (48.98 mW) calculated at distance of 20 cm: power density = 48.98 mW / 4 π 20 2 = 0.0097 mW/ cm 2 Calculation: ISM band 3 – 5470 MHz – 5725 MHz (lowest channel 5500; highest channel 5700 MHz) (Calculated for max. EIRP) EIRP: 18.92 dBm (77.98 mW) calculated at distance of 20 cm: power density = 77.98 / 4 π 20 2 = 0.0155 mW/ cm 2 Limit: 1mW/ cm 2 is the reference level for general public exposure according to the OET Bulletin 65, Edition 97-01 Table 1.

2011-01-17 Page 1 of 13 TEST REPORT Test report no.: 1-1554-01-18/09 Testing laboratory Applicant CETECOM ICT Services GmbH Untertuerkheimer Strasse 6 – 10 66117 Saarbruecken / Germany Phone: + 49 681 5 98 - 0 Fax: + 49 681 5 98 - 9075 Internet: http://www.cetecom.com e-mail: [email protected] Accredited test laboratory: The test laboratory (area of testing) is accredited according to DIN EN ISO/IEC 17025 DAR registration number: DGA-PL-176/94-D1 The area of testing is recognized by the FCC and IC. Anechoic chamber registration no.: 90462 (FCC) Anechoic chamber registration no.: 3462C-1 (IC) Certification ID: DE 0001 (FCC) Accreditation ID: DE 0002 (IC) Digi International GmbH Branch Breisach Kueferstr. 8 79206 Breisach / Germany Phone: -/- Fax: +49 7667 908 200 Contact: Andreas Ortlieb e-mail: [email protected] Phone: +49 7667 908 136 Manufacturer Digi International GmbH Branch Breisach Kueferstr. 8 79206 Breisach / Germany Test standard/s 47 CFR Part 15 Title 47 of the Code of Federal Regulations; Chapter I Part 15 - Radio frequency devices Subpart E - UNII Devices For further applied test standards please refer to section 3 of this test report. Test item Kind of test item: WLAN module Model name: Connect Core Wi-i.Mx51 FCC ID: MCQ-50M1699 IC ID: 1846A-50M1699 Power supply: 100 - 240 V AC, 50 / 60 Hz, 0.6 A Test performed: Test report authorised: 2011-01-17 Meheza Walla 2011-01-17 Karsten Geraldy Test report no.: 1-1554-01-18/09 2011-01-17 Page 2 of 13 1 Table of contents 1 Table of contents............................................................................................................................................2 2 General information .......................................................................................................................................3 2.1 Notes.....................................................................................................................................................3 2.2 Application details...............................................................................................................................3 3 Test standard/s ...............................................................................................................................................3 4 Test environment...........................................................................................…

Text truncated - open the document above for the full version.