CJJ79XITS-7039ITFS/MDS/MMDS Transmitter

ADC TELECOMMUNICATIONS TECHNICAL MANUAL EXHIBIT II (PRELIMINARY) 5721 NTSC/PAL TRANSMITTER REV: 0 102 Rahway Road McMurray, PA 15317 USA Phone 412-941-1500 FAX 412-941-9421 5721 TABLE OF CONTENTS I.INTRODUCTION: II.SYSTEM 5721:...............................................................................................................................................1585-1001 A. SYSTEM DESCRIPTION B. ITRODUCTION (Safety, Packing, Warranty, Technical Information) C. SPECIFICATIONS D. INITIAL TURN ON E: NORMAL OPERATION F: SETUP III.DRAWINGS: A. DRAWINGS: 1. BLOCK DIAGRAM....................................................................................................1585-3000 2. INTERCONNECT.......................................................................................................1585-8000 B. 5721 SUBASSEMBLIES 5721 SYSTEM DESCRIPTION The 5721 is a complete MDS/MMDS/ITFS transmitter capable of operating as a television transmitter at a nominal power of 10 watts peak sync and 316 mWatts average aural. The 5721 incorporates Automatic Level Control (ALC) to maintain a constant output power level. Combining the latest in GaAs FET amplifier technology, the 5721 delivers an output power of 10 watts (peak). The unit's circuitry is enclosed in a tray assembly designed for mounting in a standard 19" equipment rack. The unit comes complete with slide rail mounting hardware to allow the tray to move in and out of the rack for ease of service. The outside dimensions of the tray assembly are 19" x 21" x 8.75" (WxDxH). The 5721 is factory calibrated for a front panel LCD display power meter reading of 100%, which represents the rated output power of the unit (unless otherwise specified). FF WARNING!!! ◊◊ HIGH VOLTAGE ÿÿ DO NOT ATTEMPT TO REPAIR OR TROUBLESHOOT THIS EQUIPMENT UNLESS YOU ARE FAMILIAR WITH ITS OPERATION AND EXPERIENCED IN SERVICING HIGH VOLTAGE EQUIPMENT. LETHAL VOLTAGES ARE PRESENT WHEN POWER IS APPLIED TO THIS SYSTEM. IF POSSIBLE, TURN OFF POWER BEFORE MAKING ADJUSTMENTS TO THE SYSTEM. ́ ́ RADIO FREQUENCY RADIATION HAZARD ́ ́ MICROWAVE AMPLIFIERS AND TUBES GENERATE HAZARDOUS RF RADIATION WHICH CAN CAUSE SEVERE INJURY INCLUDING CATARACTS, WHICH CAN RESULT IN BLINDNESS. SOME CARDIAC PACEMAKERS MAY BE AFFECTED BY THE RF ENERGY EMITTED BY MICROWAVE AMPLIFIERS. NEVER OPERATE A MICROWAVE SYSTEM WITHOUT A PROPERLY MATCHED RF ENERGY ABSORBING LOAD ATTACHED. KEEP PERSONNEL AWAY FROM OPEN WAVEGUIDES AND ANTENNAS. NEVER LOOK INTO AN OPEN WAVEGUIDE OR ANTENNA. MONITOR ALL PARTS OF THE RF SYSTEM FOR RADIATION LEAKAGE AT REGULAR INTERVALS. EMERGENCY FIRST AID INSTRUCTIONS Personnel engaged in the installation, operation, or maintenance of this equipment are urged to become familiar with the following rules both in theory and practice. It is the duty of all operating personnel to be prepared to give adequate Emergency First Aid and thereby prevent avoidable loss of life. RESCUE BREATHING 1. Find out if the person is breathing. You must find out if the person has stopped breathing. If you think he is not breathing , place him flat on his back. Put your ear close to his mouth and look at his chest. If he is breathing you can feel the air on your cheek. You can see his chest move up and down. If you do not feel the air or see the chest move, he is not breathing. 2. If he is not, open the airway by tilting his head backwards. Lift up his neck with one hand and push down on his forehead with the other. This opens the airway. Sometimes doing this will let the person breathe again by himself. If is does not, begin rescue breathing. 3. If he is still not breathing, begin rescue breathing. -Keep his head tilted backward. Pinch nose shut. -Put your mouth tightly over his mouth. -Blow into his mouth once every five seconds -DO NOT stop rescue breathing breathing until help comes. LOOSEN CLOTHING - KEEP WARM Do this when the victim is breathing by himself or help is available. Keep him as quiet as possible and from becoming chilled. Otherwise treat him for shock. BURNS SKIN REDDENED: Apply ice cold water to burned area to prevent burn from going deeper into skin tissue. Cover area with clean sheet or cloth to keep away air. Consult a physician. SKIN BLISTERED OR FLESH CHARRED: Apply ice cold water to burned area to prevent burn from going deeper into skin tissue. Cover area with clean sheet or cloth to keep away air. Treat victim for shock and take to hospital. EXTENSIVE BURN - SKIN BROKEN: Cover area with clean sheet or cloth to keep away air. Treat victim for shock and take to hospital. WARNING!!! DO NOT ATTEMPT TO REPAIR OR TROUBLESHOOT THIS EQUIPMENT UNLESS YOU ARE FAMILIAR WITH ITS OPERATION AND EXPERIENCED IN SERVICING HIGH VOLTAGE EQUIPMENT. LETHAL VOLTAGES ARE PRESENT WHEN POWER IS APPLIED TO THIS SYSTEM. IF POSSIBLE, TURN OFF POWER BEFORE MAKING ADJUSTMENTS TO THE SYSTEM. ))MATERIAL RETURN PROCEDURE In order to efficiently handle equipment or components returned for repair or sent out on loan, ADC requests that each returned item be accompanied by a Material Return Authorization Number (MRA#). To obtain an MRA follow the procedures below: ppCall ADC Customer Service at (800) 215-2614 or FAX (724) 941-4603 ppA Service Engineer will provide you with an MRA# ppWrite the MRA# on the packing list or in the case of repairs, a note describing the reason for return. Also, be sure to include contact information. ppSend ALL MRA items to the following address ADC CORPORATION 102 RAHWAY ROAD McMURRAY PA 15317 %% TELEPHONE TECHNICAL SUPPORT ADC currently provides free telephone technical support. When calling, be prepared to provide the following information: pp Transmitter model # AND Serial # pp Status of front panel LED’s (are any red LED’s on ?) pp Have a copy of your operation manual ready prior to calling From 8:00 AM - 5:00 PM EST call (800) 215-2614 for technical support ..PROPER PACKING OF MATERIALS When returning materials to ADC, it is extremely important to pack them properly. Due to the de…

Text truncated - open the document above for the full version.

4.0IDENTIFICATION LABELS/LABEL PLACEMENT AND PHOTOGRAPHS 4.1 Rear Panel FCC Identification Label: Note: The following Identification Labels and Label Placement Drawing can also be found in the Labels attachment. 4.2 Rear Panel ADC Telecommunications Manufacturer's Label: 4.0IDENTIFICATION LABELS/LABEL PLACEMENT AND PHOTOGRAPHS 4.3 Rear Panel Drawing (Label Placement):

4.4.4Top view, 5721, IF Processing Module 4.4.5Top view, 5721, Local Oscillator/Upconverter Module 4.4.6 Top view, 5721, Power Supply Module 4.4.7Top view, 5721, Transmitter Control and Monitoring Module 4.4.8Top view, 5721, Power Amplifier Module 4.4.9Top view, 5721 NTSC Modulator Module

Note: The following Operational Description was taken from Section 2.4 of the report. 2.0TECHNICAL DESCRIPTION 2.4Circuit Description Analog Modulator Module The visual and aural input signals to the 5721 transmitter are fed to the Analog Modulator Board (1585- 3305). The Analog Modulator Board has separate video and audio input connectors and a combined IF output connector. The baseband video signal enters at J1 and is applied to a diode surge protection circuit then buffered to several sections of group delay circuitry which compensates for any signal delay that may occur during chanel combining. Video gain adjustment is provided by potentiometer R61. The video signal is then fed to a balanced modulator where it is modulated onto a 45.75 MHz oven controled VCXO carrier. The output of the modulator is double sideband AM. An LCR network around the modulator provides a degree of incidental phase correction. The double-sideband AM signal is buffered and sent to a loop through at J17 and J14, for IF encoding, then transformer coupled to a SAW filter. In the SAW filter path LRC (R216, R161, L15, C81 and R217, R162, L16, C82) networks are provided for frequency response adjustments. The output of the SAW Filter is amplified (U17) to copensate for any loss in the filter and combined with the aural signal using a lumped element Wilkinson combiner. The modulator module accepts both balanced and composite audio signals. Provisions have also been made to allow 4.5 MHz IF input signals through the composite audio input line by moving on board jumpers (W1, W2, and W4). The balanced and composite audio signals are applied to diode surge protecters then buffered and applied to a common junction point before before being applied to an audio gain amplifier. The gain of the amplifier is set by adjusting R13. The signal is then modulated onto a 4.5 MHz VCO generated carrier utilizing a varactor diode controlled tank circuit. The signal is then fed to a balanced modulator where it is frequency modulated to an IF feequency of 41.25 MHz. The IF signal is then sent to a loop through at J21, for IF encoding , then applied to the Wilkinson combiner where it is combined with the visual signal. Visual and aural level adjustments are provided by R147 and R167 respectfully. These adjustments set the Visual/Aural carrier ratio (typically 10 to 15 dB). The combined IF from the Wilkinson combiner is applied to an LCR frequency response correction circuit then amplified before being fed to the combined output of the module (J1C-31) An IF O/P sample (J10) is provided by a transformer coupler. The visual IF carrier is produced by a phase locked loop controlled VCXO with an output frequency of 45.75 MHz (NTSC). The PLL circuit takes a sample of the IF output frequency and using a dual modulas prescaler and a PLL IC (U15), compares it to a reference frequency generated from an external precise 10 MHz reference input. The difference between the phase of the reference frequency and the divided down oscillator output, causes the PLL IC to create an error voltage output (AFC), which is used to bias a voltage controlled variable capacitor in the VCXO. By continuously correcting the output frequency of the VCXO with this error voltage, the frequency stability of the VCXO can be increased to that of a precise reference frequency source. The Modulator Module also provides for locking the frequency separation between the visual and aural IF carriers to a precise 5 5/9 KHz reference signal which is generated from the 10 MHz reference input. A sample of the 4.5 MHz frequency generated by the aural VCO, also known as the intercarrier is applied to a PLL IC (U14), which is programmed using DIP switches S3, S4, and S5 and S11. The PLL IC divides the reference and intercarrier signals to a common frequency and compares each signal to produce an error signal which in turn is applied to an active filter circuit. The active filter produces an AFC voltage which is directed to the aural VCO, establishing a PLL circuit. Any subsequent change in the visual to aural separation frequency will be corrected by the AFC. 2.0TECHNICAL DESCRIPTION 2.4Circuit Description - continued Analog Modulator Module - continued Because the PLL circuits require a reference signal for correct operation, a reference detector circuit is provided to sense the presense of the external 10 MHz source. If a reference is present, an automatic latching relay provides the reference signal to the reference divider IC (U10). If the detector circuit does not sense the presence of the external reference, the circuit automatically switches to an internal 10.00MHz crystal (U11). 2.0TECHNICAL DESCRIPTION 2.4Circuit Description - continued IF Processing Module The input to the Upconverter/Amplifier tray is the IF output from the ITS-5010 modulator assembly. The combined IF output signal from the modulator is applied to the IF input jack (J1) on the rear of the tray. This IF input signal is then fed to the IF Processing Card (1585-3108). The IF signal enters the card at J1 and is transformer coupled for impeadance matching of the IF signal (75Ω to 50Ω). The signal is then applied to an adjustable resistor pad network which allows for three IF input level ranges of 10 dB each. The signal is amplified and applied to a 6 dB transformer directional coupler which provides a sample to a peak detector in the ALC portion of the circuit. The main output of the coupler is fed to frequency response correction circuitry which consist of four adjustable notch filters. The frequency response correction circuit may be removed using on board jumpers. The output of the frequency response corrector is amplified and applied to a PIN diode attenuator. The ALC circuitry takes a peak detected sample of the IF signal and generates an ALC voltage which biases the PIN diode attenuator. The ALC circuit senses any change in the IF level and automatically adjust the loss through the PIN attenuator to compensate…

Text truncated - open the document above for the full version.

Note: The following Alignment Procedure was taken from Section 2.5 of the report. 2.0TECHNICAL DESCRIPTION 2.5Alignment Procedure In the following procedure, the complete transmitter is adjusted for optimum performance, beginning with the modulator, starting at the baseband input and adjusting each circuit for its specified performance while observing the appropriate output parameters of the board or subassembly being adjusted. Because of the broadband nature of most of the amplifier stages, this is a straightforward procedure, easily accomplished if baseband, IF, and RF test equipment is available. In this procedure, the input signals are first connected and each circuit is adjusted in sequence by connecting the test equipment to the specified point. Equipment Needed Backplane Test FixtureTektronix VM700 Spectrum Analyzer10 MHz Reference Generator OscilloscopeVideo Signal Generator RF Power MeterVoltmeter 30 dB Directional Coupler50Ω Load 10 dB Directional Coupler Modulator Assembly Follow the steps below to align the Analog Modulator Module. 1. Connect test jumpers from Visual IF O/P to Visual IF I/P, and from Aural IF I/P to Aural IF O/P on the Backplane Test Fixture. 2. Preset the following jumpers on the modulator board: J4 pins 2 and 3J2 to In J6 pins 2 and 3J5 pins 1 and 2 J9 pins 2 and 3J11 pins 1 and 2 3.Connect external 10MHz source to the 10MHz I/P of the Backplane Test Fixture. 4.Connect the +12V source to the power supply harness on the Backplane Test Fixture. 5.Measure voltage at test point 1 (TP1). Verify that voltage is between 3 and 6 volts. 6.Adjust L1 for 4 volts at TP1. 2.0TECHNICAL DESCRIPTION 2.5Alignment Procedure - continued 7.Record voltage level at TP2. 8.Connect the video source to the Video I/P on the Backplane Test Fixture. 9.Connect the VM700 to the Visual O/P of the Backplane Test Fixture. 10.Set the video generator for a 5 step NTSC video signal. 11.Set the front panel Clamp switch to “on”, and set the proper depth of modulation using R61.. 12. Set the front panel Clamp switch to “off”, and adjust Manual Bias potentiometer R83 for proper depth of modulation. 13. With a spectrum analyzer connected to the Visual O/P of the Backplane Test Fixture, adjust front panel Visual Level potentiometer (R14) for an output of –8 dBm. 14. Adjust L17, L18 and L19 for maximum aural peak. 15. Adjust R167 to verify that a 15Db A/V ratio can be obtained. 16. Connect the VM700 to the Combined O/P of rthe Backplane test Fixture. 17. Using C107 and R197 adjust for best ICPM. Verify ICPM is within specifications. 18. Readjust Video Gain for proper depth of modulation. 19. Set the video signal to Multiburst and verify that the Out of Band products are within specifications. 20. Reconnect the Combined O/P to the spectrum analyzer and sert video signal to Cable Sweep. 21. If necessary, adjust R161, R162, C81, and C82 to meet frequency response specifications. 22. Reconnect the VM700 to the Combined O/P of the Backplane Test Fixture and set the video input signal to SinX/X. 23. Adjust R69, R80, R79, R74, L2, L5, L4 and L3 for optimum Group Delay response. 24. Set the video source to FCC Composite, and measure the Differential Gain and Differential Phase. Verify measurements are within specs. 25. Measure Video Signal to Noise Ratio and verify measurement is within specs. 26. Adjust R98 Visual Overmodulation potentiometer just until DS7 LED illuminates, and verify no change in response. 27. Turn Visual Overmodulation potentiometer CCW just until DS7 LED extinguishes. 28. Verify that the external 10MHz LED lights with external 10MHz source connected to the board. 2.0TECHNICAL DESCRIPTION 2.5Alignment Procedure - continued 29. Disconnect the external 10MHz source, and verify that the external 10MHz LED extinguishes. 30. Connect an IF CW source (0dBm) to the IF CW jack of the Basckplane Test Fixture and verify that the CW LED lights. 31. Disconnect the video source from the bacdkplane and verify that the Video Loss LED lights. 32. Connect an external 4.5 MHz source from a signal generator at –10 dBm to the Composite Audio I/P. Reconnect the spectrum analyzer to the Combined IF O/P. 33. Set J4, J5 and J6 jumpers to pins 2 and 3. 34. Verify that a 15 dB A/V ratio can be set. 35. Return the J4, J5 and J6 jumpers to pins 1 and 2. Control Monitoring Module (A4) 1585-1129 Set front panel configuration DIP switches as follows: SW1Open (no external amplifier) SW5Open (not used) SW1Open (external ITS-5010 modulator) SW6Open (not used) SW3Open (not used) SW7Open (not used) SW4Open (not used) SW8Open (English language LCD) IF Processing Module (A3) 1585-1207 1. Select 75Ω input impeadance using jumpers J28 and J29. 2. Select Low Input Impeadance using jumpers J8, J9, J10 and J11. 3. Enable Peak Vs. Average detection by placing J30 into the In position. 4. Enable Frequency Response Correction by placing J2 and J3 into the In position. 2.0TECHNICAL DESCRIPTION 2.4Alignment Procedure - continued 5. Set Delay Equilizers and Attenuation Equilizers as follows: Delay Equlizer1 (J35, J36)Out Attenuation Equlizer1 (J37, J38)Out Delay Equlizer2 (J43, J44)Out Delay Equlizer3 (J31, J32)Out Attenuation Equlizer3 (J33, J34)Out 6. Set filter circuit to Band Pass Filter by placing jumpers J19, J20, J22 and J23 into the BPF position. 7. Select High Output Gain by placing jumpers J26 and J27 into the High position. 8. Remove linear equalization by placing front panel Linear Equalization toggle switch into the out position. 9. Select Manual Gain by placing Gain Selection toggle switch into the Manual position. LO/Upconverter Module (A5) 1585-1143 1. Place Reference jumper J1 into the External position.. Power Amplifier Module (A6) 1585-1136 1. Select Peak Detection by placing J2 into the Peak position on the Dual Power Detector Module. 2.0TECHNICAL DESCRIPTION 2.4Alignment Procedure - continued Connect the 5721 as shown below: Power Setup/Meter Calibration 1. Apply power to the tray by placing the rear panel power swi…

Text truncated - open the document above for the full version.

A A B B C C D D E E 44 33 22 11 GATE LEVEL ZERO ADJ. FWD. METERING ADJ. FWD. METERING O/P TIMING ADJ. SCRAMBLER TIMING PULSE O/P KEY RTN REFLECTED METERING O/P SCRAMBLER TIMING PULSE I/P ZERO ADJ. REFL. MTRG. ADJ. FORWARD SAMPLE I/P REFLECTED SAMPLE I/P -12V +12V W1 PEAKAVG. RTN RTN RTN NOTES: 1.) ALL RESISTORS ARE 1/8W UNLESS OTHERWISE NOTED. 2.) ALL CAPACITORS ARE IN uF UNLESS OTHERWISE NOTED. 3.) ALL INDUCTORS ARE IN uH UNLESS OTHERWISE NOTED. 10/ 13/97 1 ADD ED R42 AT J3- 6. (PJK) 2 R19 & R3 8 WERE 500, C3 W AS .001, R37 WAS 150K, R10 WAS47, R 21 WAS 470K, R22 WAS 47K, R23 WAS 68K, R29 WAS10K, J3 WAS 10 POS., R3, R8, R18 , & R35 WER E 2.7K, MOVED R9, CHANGED R38 CO NNECTIONS. JKF 93 25 BK W 91 47 2/7 /98 50V 500V 3 94 41 ADDED VOLTAG ES AT C6 AND C23. JKF BK W BKW BKW 9/19/97 9/19/97 NOTE: R13, R14 AND R23 ARE NOTE USED ON THIS SCHEMATIC. 5/5/9 8 BK W 4 95 52 R5 WAS 18 O HM. R9 WAS 100 OHM. R10 WAS 0 O HM. R26 WAS 10K O HM. DELETED R 13 & R14 (300 OHMS) ON EITH ER SIDE OF R5 TO GROUN D. (RFB) --------- --------- 10/1/ 98 BK W 1585-31254 SCH., DUAL POWER DETECTOR BD. (1585-1125) JKF9/11/97 D1 OF 1 ADC Telecommunications REVECODATEAPV TITLE THIS PRINT IS THE PROPERTY OF ADC, IT SHALL NOT BE COPIED WITHOUT PERMISSION MATERIAL FINISH DWN CHK REL SCALESHEET REV REV ECO DATE APV DWG. NO. --- -5V +5V -12V +12V +12V -12V +5V -5V +12V -12V +12V +5V+5V -5V +5V -12V +12V -5V +5V +12V -12V +12V -12V +12V -12V R13 ----- R14 -----C10 .001 C11 .47 C5 4.7pF C2 300 pF C1 4.7pF R33 100 C20 300 pF R30 100 C23 100pF L5 .47uH R31 2.2K C4 .1 C7 .1 R4 1K R24 5K CW 3 2 1 R36 470K C25 .47 C26 .1 C27 .1 R16 1K C8 .001 R11 150K Q1 BS170 Q2 BS170 R28 1.2K C18 .1 C16 .47 C21 470pF C22 470pF R27 4.7K R25 50K CW 3 2 1 Q3 BS170 C9 .1 C14 .1 R17 10K CW 3 2 1 R12 1K U2 MC78L05ACP I 3 GND 2 O 1 L3 .47uH L4 .47uH C15 300 pF C17 300 pF C19 .1 R40 10K R39 10K J1 SMA J4 SMA R34 10K CW 3 2 1 CR2 5082-2811 CR1 5082-2811 CR3 5082-2811 CR5 5082-2811 + - U1A TL082 + - 3 2 1 8 4 + - U1B TL082 + - 5 6 7 8 4 TP1 TP3 TP2 U3A M74HC123B1R RC1 15 CEXT1 14 B1 2 A1 1 GND 8 Q1 4 Q1 13 Vcc 16 CLR1 3 U3B M74HC123B1R RC2 7 CEXT2 6 B2 10 A2 9 Q2 12 CLR2 11 Q2 5 R2 51 L1 .47uH R1 2.2K R15 4.7K R7 2.2K L2 .47uH J2 1 2 3 R32 10K CR4 5082-2811 C12 .1 C13 .1 R41 1K C6 100pF + - U4A TLO74 + - 3 2 1 11 4 + - U4B TLO74 + - 5 6 7 11 4 + - U4C TLO74 + - 10 9 8 11 4 + - U4D TLO74 + - 12 13 14 11 4 R37 470K C3 .1 R21 150K R22 470K R29 1K J3 1 2 3 4 5 6 7 8 9 10 11 R38 2K CW 3 2 1 R3 1K R8 1K R35 1K R18 1K R19 2K CW 3 2 1 R23 ----- R42 100K R5 0 R20 1K R9 220 R10 10 R26 6.8K

17 17 16 16 15 15 14 14 13 13 12 12 11 11 10 10 9 9 8 8 7 7 6 6 5 5 4 4 3 3 2 2 1 1 KK JJ II HH GG FF EE DD CC BB AA TS1 -5 V BIASSENSE O/P AMPSTATUS RTN OVERTEMPFLTKEY +10.4V RTN-5V +10 .4 V+10 .4 V+10 .4 VRTN UNUSED REF. -12V NOTES: 1) ALL RESISTORS ARE 1/8W UNLESS OTHERWISE NOTED. 2) ALL CAPACITORS ARE IN uF UNLESS OTHERWISE NOTED. SPARE FUSES -12V 1585-3270 0 SCH., BIAS PROTECTION BOARD, 1 SECTION TMY 12/16/97 C1 OF 1 ITS CORPORATION REVECNDATEAPV TITLE THIS PRINT IS THE PROPERTY OF ITS CORP IT SHALL NOT BE COPIED WITHOUT PERMISSION MATERIAL FINISH DWN CHK REL SCALESHEET REV REV ECN DATE APV DWG. NO. --- U4 4N25 12 45 6 J3-6 6 DS4 GREEN R57 10K 1% R18 10K 1% J4 123456 R1 510 C6 .001 F7 10A R17 10K 1% R53 10K 1% J1 12345 F4 10A R51 .05 3W R47 470K R37 10K 1% U8 LM337T 1 23 ADJ INOUT F6 10A R55 2.2K R56 510 Q1 BS170 R52 4.7K + C11 47 20V R36 10K 1% DS6 GREEN J3-1 1 R5 1K J3-2 2 R38 10K 1% J3-3 3 R43 510 J3-4 4 C10 .1 J3-5 5 + C9 10uF 50V R54 10K 1% C8 .47 J3-7 7 R16 10K 1% + - U7A LM339 76 1 312 C2 .1 R25 .05 3W + - U7C LM339 11 10 13 3 12 + - U7D LM339 9 8 14 3 12 + - U7B LM339 5 4 2 3 12 L2 .47uH

17 17 16 16 15 15 14 14 13 13 12 12 11 11 10 10 9 9 8 8 7 7 6 6 5 5 4 4 3 3 2 2 1 1 KK JJ II HH GG FF EE DD CC BB AA TEST INTERFACE DELETED Q12, R38, R39, R47. ADDED R134 - R138. C27, 30, 33, 34 WERE .1uF. R85, 93, 98, 103, 114, 120, 125, & 130 WERE 1K. R67 WAS 1.2K. R110, 117 WERE 47K. C4, C10-C12 WERE 10uF. R56 WAS 1K. TMY 0 12/29/97 ----- ----- - - - 3/30/98 93341 DESCRIPTION AT U9-6 WAS "EXT P.S. STATUS (AMP) O/P".DESCRIPTION ATU7-8 WAS "RMT XMTR OPER CMD I/P". REVERSED CONNECTIONS AT U14 6 AND 7. CHGD U1,U4 U5, U8, U11, U15, U16, U19, U23 TO 1590 NUMBERS. (PJK) LJ LJ 5/11/98 94242 CHGD U2, 3, 6, 7, 9, 12, 18 FROM MC74HC245ADW TO 15906237. (PJK) 1585-31302 SCH., TRANSMITTER CONTROL MONITORING BOARD TMY 12/8/97 D1 OF 2 LJ1/7/98 LJ1/7/98 ITS CORPORATION REVECNDATEAPV TITLE THIS PRINT IS THE PROPERTY OF ITS CORP IT SHALL NOT BE COPIED WITHOUT PERMISSION MATERIAL FINISH DWN CHK REL SCALESHEET REV RE V EC N DATE AP V DWG. NO. --- CONTRAST OPERATE ANODE FAULT ANODE DB3 FREQ GEN/U/C INTERLOCK DB0 LOGIC ENABLE VIDEO LOSS S3 DB2 AMPLIFIER INTERLOCK EXT O/P AMP MOD STATUS S5 OVERTEMP FAULT UNLOCK MUTE AURAL/VISUAL MUTE STBY CMD (FA) SPARE (EXT ALC I/P) DB7 SPARE VISUAL MUTE EXT REF IND DB5 S4 ABS STBY CMD DB6 O/P AMP STATUS CLOCK STBY CMD (RCVR) UNLOCK IND P.S. GOOD DB1 OPERATE CMD (FA) DB4 DATA EXT IF PRESENT IF PROCESSOR INTERLOCK MUTE FROM IF PROCESSOR INPUT FAULT PEAK VS AVG FAULT RMT XMTR STBY CMD I/P STBY CMD (RCVR) STBY CMD (FA) ABS STBY CMD RMT XMTR OPERATE CMD I/P RMT XMTR STBY CMD I/P OPERATE CMD (FA) /DS R/W AN5 AN6 AN7 AN4 AN3 AN2 AN1 AN0 R/W /DS SERIAL + SERIAL + SERIAL - SERIAL - O/P AMP STATUS /CS9 EXT REF IND -5V POWER IND UNLOCK IND OVERTEMP FAULT AMPLIFIER INTERLOCK FREQ GEN/U/C INTERLOCK SPARE (VISUAL MUTE) /CS3 SPARE (EXT ALC I/P) EXT P.S. STATUS (AMP) I/P DB0 DB1 DB2 DB3 DB4 DB5 DB7 DB6 P.S. GOOD S4 /CS2 S3 S5 R/W S2 S1 S2 S1 /CS5 /CS4 AURAL/VISUAL MUTE EXT O/P AMP MOD STATUS O/P AMP STATUS BUF D3 D6 D0 D7 D4 D2 D1 D0 D4D3 D6 D1 /CS0 D4 D5 D2 D6 MUTE FROM IF PROCESSOR D7 D5 D5 D0 D0 D1 D3 D6 UNLOCK MUTE D4 D2 D4 D5 D4 D1 D1 D7 D7 D2 D5 D6 D5 D0 D7 D4 D3 D3 D3 D6 EXT IF PRESENT D0 VIDEO LOSS D0 D4 /CS1 D1 D7 D4 D3 D3 D1 D2 D2 D5 D5 D1 D7 D3 D6 D6 INPUT FAULT D0 PEAK VS AVG FAULT D0 D1 D7 D2 D2 IF PROCESSOR INTERLOCK D2 D5 D7 D6 D0 D1 D2 D3 D4 D5 D7 D6 D0 D1 D3 D2 D6 D7 D5 D4 D0 D1 D3 D2 D6 D7 D5 D4 /DS /DS /CS6 /CS7 /CS8 LOGIC ENABLE DATA CLOCK -5V POWER IND MUTE TO IF PROCESSOR MUTE TO IF PROCESSOR /CS0 /CS1 /CS2 /CS5 /CS4 /CS3 R/W /CS7 /CS8 /CS6 /DS /DS R/W D[0..7] /CS9 /CS[0..9] EXT P.S. STATUS (AMP) I/P EXT OVERTEMP (AMP) I/P EXT OVERTEMP (AMP) I/P OPERATE CMD (RCVR) MODULATOR INTERLOCK MODULATOR INTERLOCK OPERATE CMD (RCVR) RMT XMTR OPERATE CMD I/P A2 A5 A4 A3 A2 A3 A5 A1 A1 A2 A0 A3 A5 A4 A4 A0 A[0..5] A1 A3 A1 A4 A5 A2 A0 LCD R/W LCD R/W LCD RS P.S. ENABLEP.S. ENABLE LCD RS -5V BIAS SENSE SPARE ANALOG I/P RMT FWD PWR O/P REFL PWR METERING EXT REFL PWR (AMP) I/P RMT REFL PWR O/P ALC CONDITIONING ALC VOLTAGE AFC VOLTAGE OUTER LOOP MON FWD PWR METERING AN[0..7] PLMB -5V POWER IND Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q13 Q14 Q15 Q16 Q17 U15A LCD E EXT REF PRESENT (FA) EXT OPERATE CMD OPERATE IND XMTR INTERLOCK XMTR INTERLOCK RTN FAULT CATHODE OPERATE CATHODE RMT OPERATE IND O/P AMP MOD STATUS RMT XMTR FAULT IND IF PRESENT STATUS O/P RMT PLL LOCKED IND O/P RMT XMTR OVERTEMP IND P.S. FAULT IND EXT PLL REF PRESENT U4A +5V +5V +5V +5V +5V +5V +12V -12V +5V +5V +5V +12V +5V +5V+5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V +5V+5V +5V +5V R8 10K R7 10K R10 10K R6 10K R14 5K CW 3 2 1 R1 220 R12 10K R5 10K R4 10K R2 220 R9 10K R11 10K + C12 47 20V + C11 47 20V J1A 913289 1A 2A 3A 4A 5A 6A 7A 8A 9A 10A 11A 12A 13A 14A 15A 16A 17A 18A 19A 20A 21A 22A 23A 24A 25A 26A 27A 28A 29A 30A 31A 32A C3 .1 SW1 5 4 6 7 8 1 2 3 9 10 11 12 13 14 15 16 U10 MC7805CT I 1 G 2 O 3 + C10 47 20V J1C 913289 1C 2C 3C 4C 5C 6C 7C 8C 9C 10C 11C 12C 13C 14C 15C 16C 17C 18C 19C 20C 21C 22C 23C 24C 25C 26C 27C 28C 29C 30C 31C 32C R30 10K R31 10K R20 10K R22 10K R19 10K R29 10K C6 .1 R21 10K R28 10K R137 100/1W R136 100/1W R135 100/1W J3 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 C16 .47 Y1 3.68640-MHz C19 24pF C21 24pF R67 10M SW2 WT15L2SV-1QE 1 2 3 C22 .47 C23 .01 R73 10K R74 10K Q18 BS170 DS1 5300H5 GREEN R75 220 U17 MC68HC705B16CFN VHR 8 PD4/AN4 9 VDD 10 PD3/AN3 11 PD2/AN2 12 PD1/AN1 13 PD0/AN0 14 VPP6 15 OSC1 16 OSC2 17 RESET 18 IRQ 19 PLMA 20 PL MB 21 TCPA1 22 TACP2 23 PA7 24 PA6 25 PA5 26 PA4 27 PA3 28 PA2 29 PA1 30 PA0 31 PB7 32 PB6 33 PC3 46 PC4 45 PC5 44 PC6 43 PC7 42 VSS 41 VPP1 40 PB0 39 PB1 38 PB2 37 PB3 36 PB4 35 PB5 34 PC2/ECLK 47 PC1 48 PC0 49 RDI 50 SCL K 51 TD O 52 TCMP2 1 TCMP1 2 PD7/AN 7 3 PD6/A N6 4 PD5/AN 5 5 N.C. 6 VRL 7 U14 DS3696N 1 2 3 45 6 7 8 C14 .1 U13 OPTO ISOLATOR 1 2 3 4 5 6 R57 220 C2 .1 R60 10K R62 10K R61 10K R41 10K R34 10K R37 10K R53 10K C13 .1 R59 10K R40 10K R54 10K R55 10K R35 10K R36 10K R52 10K C8 .1 R42 10K R15 10K C5 .1 R18 10K R17 10K R16 10K R134 10K J6 1 2 3 J7 1 2 3 J8 1 2 3 R131 10K R132 10K R133 10K R27 10K R58 10K R66 10K C17 .1 R72 10K R63 10K R69 10K R70 10K R65 10K R64 10K R71 10K R68 10K C1 .1 C7 .1 C9 .1 R3 15K Q2 BS170 R13 15K Q1 BS170 C15 .1 C20 .1 J1B 913289 1B 2B 3B 4B 5B 6B 7B 8B 9B 10B 11B 12B 13B 14B 15B 16B 17B 18B 19B 20B 21B 22B 23B 24B 25B 26B 27B 28B 29B 30B 31B 32B R138 10K + C4 47 20V C43 .1 R56 10K U4B MC74HC00ADR2 5 6 4 U5D MC74HC04N 98 7 14 U5E MC74HC04N 1110 7 14 U5F MC74HC04N 1312 7 14 U15B MC74HC04N 34 7 14 U16 MC74HC138A A0 1 A1 2 A2 3 CS2 4 CS3 5 CS1 6 Vcc 16 GND 8 Y7 7 Y6 9 Y5 10 Y4 11 Y3 12 Y2 13 Y1 14 Y0 15 U19 MC74HC138A A0 1 A1 2 A2 3 CS2 4 CS3 5 CS1 6 Vcc 16 GND 8 Y7 7 Y6 9 Y5 10 Y4 11 Y3 12 Y2 13 Y1 14 Y0 15 U1 SN74H377DW G 1 Q0 2 D0 3 D1 4 Q1 5 Q2 6 D2 7 D3 8 Q3 9 GND 10 CLK 11 Q4 12 D4 13 D5 14 Q5 15 Q6 16 D6 17 D7 18 Q7 19 VCC 20 U8 SN74H377DW G 1 Q0 2 D0 3 D1 4 Q1 5 Q2 6 D2 7 D3 8 Q3 9 GND 10 CLK 11 Q4 12 D4 13 D5 14 Q5 15 Q6 16 D6 17 D7 18 Q7 19 VCC 20 U11…

Text truncated - open the document above for the full version.

17 17 16 16 15 15 14 14 13 13 12 12 11 11 10 10 9 9 8 8 7 7 6 6 5 5 4 4 3 3 2 2 1 1 KK JJ II HH GG FF EE DD CC BB AA 1 UNIT > 1 UNIT TEST INPUT ----- ----- 1585-3130 2 SCH., TRANSMITTER CONTROL MONITORING BOARD TMY 12/19/97 D2 OF 2 LJ LJ 1/7/98 1/7/98 ITS CORPORATION REVECNDATEAPV TITLE THIS PRINT IS THE PROPERTY OF ITS CORP IT SHALL NOT BE COPIED WITHOUT PERMISSION MATERIAL FINISH DWN CHK REL SCALESHEET REV RE V EC N DATE AP V DWG. NO. --- AN1 AN7 AN5 AN4 AN3 AN6 AN0 AN2 AN[0..7] Q3 Q4 Q5 Q6 Q7 Q8 Q9 Q10 Q11 Q13 Q14 Q15 Q16 Q17 U15A U4A RMT FWD PWR O/P FWD PWR METERING REFL PWR METERING RMT REFL PWR O/P OUTER LOOP MON EXT REFL PWR (AMP) I/P AFC VOLTAGE ALC VOLTAGE SPARE ANALOG I/P -5V BIAS SENSE -5V POWER IND PLMB ALC CONDITIONING AN[0..7] EXT REF PRESENT (FA) EXT OPERATE CMD OPERATE IND XMTR INTERLOCK XMTR INTERLOCK RTN FAULT CATHODE OPERATE CATHODE RMT OPERATE IND O/P AMP MOD STATUS RMT XMTR FAULT IND IF PRESENT STATUS O/P RMT PLL LOCKED IND O/P RMT XMTR OVERTEMP IND P.S. FAULT IND EXT PLL REF PRESENT LCD E +5V +5V -12V +12V -12V +12V -12V +12V +5V+12V -12V +5V +5V -12V +5V +5V +5V +5V +5V +5V +5V R23 15K R24 15K R25 15K R26 15K R32 15K R33 15K R43 15K R44 15K R45 15K R46 15K R50 15K R51 15K R48 15K R49 15K Q6 BS170 Q15 BS170 Q16 BS170 Q17 BS170 J2 1 2 3 W1 C44 .1 C18 .1 + - U20D TLO74 + - 12 13 14 11 4 R82 1M R83 1K + - U20A TLO74 + - 3 2 1 11 4 C26 .1 C24 .1 R81 1K TP1 R84 5K CW 3 2 1 R85 4.7K C27 .47 R76 100 R90 1M C30 .47 + - U20C TLO74 + - 10 9 8 11 4 R91 1K R89 1K + - U20B TLO74 + - 5 6 7 11 4 TP2 R93 4.7K R88 100 R92 5K CW 3 2 1 R95 1M R96 1K + - U21A TLO74 + - 3 2 1 11 4 C32 .1 C31 .1 R94 1K TP3 R97 5K CW 3 2 1 R98 4.7K C33 .47 R10…

Text truncated - open the document above for the full version.