
Text extracted from the exhibit documents filed with the FCC. Open a document above to read the original.
EUT-Top View EUT- Bottom View
FCC ID Label Specifications: Text is black or white in color and is left justified. Labels are silk-screened and shall be “permanently affixed” at a conspicuous location on the EUT. Proposed Label Location on EUT FCC ID: LNQ802PI25 Bottom View of EUT FCC ID Label Location
16.3 EUT- Component View 16.4 EUT – Solder View
Basic Operation Principle of 802PI25 Actiontec Electronics, Inc. 9/2001 Description The Wireless LAN of 802pi25 is a 2.4GHz ISM Band DSSS Radio. It is designed to operate using IEEE 802.11b WLAN Standard for use in wireless networking systems. The Radio consists of 5 major ICs, which are ISL3685, HFA3783, ISL3984, ISL3874A, ISL3183 and few support ICs. It operates at maximum transmit rate 11Mb/s, back off rates 5.5, 2 and 1 Mb/s. The modulation schemes include CCK (Complementary Code Keying), DQPSK and DBPSK depending on what transmit bit rate it operates at. The radio card interfaces to PC through a MiniPCI bus. Main Chips ISL3874A:Intersil, Wireless LAN integrated Medium Access Controller with Baseband Processor HFA3783:Intersil, I/Q Modulator/Demodulator and Synthesizer ISL3183:Intersil, 748MHz Voltage Controlled Oscillator ISL3685:Intersil, 2.4GHz RF/IF Converter and Synthesizer ISL3984:Intersil, 2.4GHz Power Amp and Detector Host Interface The host interface on the 802pi25 is designed specifically for Mini PCI applications. It consists of 32 bits of address and data, as well as all the required Mini PCI control signals. The chip supports the 3.3V signaling environment, with clock speeds up to 33 MHz. Most of the host interface signals are bi-directional. The output slew rates of the signals on 802pi25 have been designed to comply with the Mini PCI Specification, revision 1.0, October 25th 1999. Refer to the standard for a functional description of the Mini PCI signals. Flash A 128K * 8 bits flash chip from SST on the 802pi25. It is used to store the program for the onboard processor. Right after power on, the program will download from flash to SRAM, then the processor execute the program from the SRAM. SRAM A 128K * 16 bits SRAM on the 802pi25. It is used for program downloaded from Flash chip as well as storage buffer for the receiving and transmitting data packet. External LED There is 3 LED status. Once power apply to 802pi25, LED3 will be on. LED1 is used to indicate LINK status; LED2 is used to indicate ACTIVITY status, such as receiving and transmitting. The LED signal go through Mini PCI connector to the host. 44MHz Oscillator The 44MHz oscillator provides almost all the clock for 802pi25. The 44MHz clock is fed into ISL3874 (MAC/BBP), ISL3685 (RF/IF Converter) and HFA3783 (IQ Modem/Synthesizer). For ISL3874, the 44MHz clock is required for the processor to run the program and other circuitry. In ISL3685, the 44MHz clock is used for the internal phase lock loop to keep track the RF frequency from the RF VCO. In HFA3783, the 44MHz clock is used for the internal phase lock loop to keep track the RF frequency from the IF VCO. 44MHz 32KHz Crystal There is a 32KHz crystal connected to ISL3874 chip. The 32KHz clock will only be used in power saving mode. During power saving mode, the 44MHz oscillator will be turned off, and 32KHz will provide clock for the processor in ISL3874. Therefore, minimum of current would be used. RF Connector There are two RF antenna connectors (J1 & J2) onboard to connect to the antenna in the notebook. J1 is to connect to Main antenna; J2 is to connect to Aux. antenna. Main antenna is used for transmitting and receiving while Aux. antenna is for receiving only. Transmitter Path The Ethernet data comes through the MiniPCI interface, the Host I/O interface to the MAC section of ISL3874. The signal then flows into the data router where it is converted from Ethernet to 802.11b protocol. After the signal is converted, a radio preamble and header is added to it and passed to the I/O of BBP (Base Band Processor) section of ISL3874 via PHY I/O, RADIO I/O. There is also support circuitry, such as outboard SRAM and flash ROM, which contains the firmware controlling the radio. In TX modulator of BBP section, differential phase shift keying modulation schemes DBPSK, DQPSK and CCK, with data scrambling capability, are fulfilled to provide a variety of data rates--DBPSK for 1 Mb/s, DQPSK for 2 Mb/s and CCK for 5.5 and 11Mb/s. The signal, which now is two separate quadrature components I and Q, then flows to the quad IF chip HFA3783 through D/A converters. At TX side of BBP, there is also TX ALC (Automatic Level Control) circuitry, which is part of the TX ALC loop. The loop keeps TX output power to be consistent so that prevent the power spectrum from regrowth. HFA3783 is now the dual up conversion mixers (dual down conversion mixers for RX). The signal upconverts to an IF frequency of 374 MHz and passes into a variable gain amplifier, which is also a part of the ALC loop. Next, it passes through the switched TX/RX shared SAW filter into ISL3685 and then upconverts again to a RF frequency from 2.412~2.484 GHz, depending on the channel selection. The signal flows through a pre-amplifier, two band pass filters, which block all the unwanted emissions such as image components, harmonics and spurious stuff, into ISL3984 power amplifier. The output of the power amplifier is then fed through another band pass filter that is about 85 MHz bandwidth to one of the antennas. Receiver Path The receive signal traveling through the air is received by the dual diversity antennas. The circuits will switch to the antenna which provides better RSSI (Received Signal Strength Indication). The RF signal then feeds into an 85 MHz band pass filter, which blocks all the unwanted components such as image frequency. The signal again is amplified using the LNA within ISL3685 and mixed down to the IF frequency of 374 MHz. The PLL and synthesizer select the channel frequency using Low Side Injection. The mixer outputs are then fed through the IF SAW filter that provides image rejection into HFA3783, which is now a quad down converter. HFA3783 also provides RSSI to BBP of ISL3874. There is a two stage analog AGC (Automatic Gain Control) circuit which adjusts the gain to compensate the signal strength differences. The output of the twin AGC’s provides a constant level signal to the I and Q down conv…
Text truncated - open the document above for the full version.
%PDF-1.2 %âãÏÓ 14 0 obj << /Length 15 0 R /Filter /FlateDecode >> stream H‰ÅWÛRÛHýÿÃ<B*sÕ...ª}²û..."N±®-òÊêâHrûõÛ=3I L’—μ±-žîsú®“Õ"¡$¢1!«÷JðÙÜ h$ácFàcøë9`”¬9ÉÕ99ûëòâÓ竳C²ú²8[-â8P –¡)aðμÑävqb†13ÎI‚ÈZ¡,4VÀ K$³fÞeYÝlòê RÔ@ê[‚:‹¼Ì;’‹ÜåßtE6yÛ¥U¦‰ÕÁ ̈w³d‰ÕtöugÕÜ6uI¶é&,Fg+r²+ ÝåÕ[r¶É`-)ó ̧y`aÓ@ˆ¤ªxè€~"¿‘ËGÒÈ‹Àrä#Ž“•ßA*¼èÄ\†±‘? ̧2’ƒF1ˆ™ŒÊÊ-y ïÒܤAw ̄{`Ä|ÝäÎú4ÉáZ£ÛŠr’Ä‚€Ä®»¦ÞæiÒMžvu3Ê™(öŽáBñ W¤O6Ôˆv3¶Ð ̈UéŒ>Ï|dÍ #—l‡}Ì ̃VU`#ŸÁL†*Ž„#'1fÎ#ojÕÙ† †, «{Ð ̄ 5«À|Òš¤vþüC8i88Ç}õ°V0“hi`Á ̈∙aE–TšD}社s` ̧§Ô–μœ”³R~‚ñD{™`6l8¬<7pwPAƒ3D`@ ä!/ D“n2t³›zbÔ¢h2Ä)–Vã®Õ €J«]Z ¼Û3ô[\ ̈að%¦ÝänâÝ]!"§ó 9}÷yõÇÅŸÇdU“¬.∙àŽ‡¼»'ˆ|w...e Ë*²hßÂML«∙i“NfnßB§PñPí}1!ˆ÷(wc8 ̄²{ÝB-rŠÃ„”;8>*¡Œ;øGÝèîAëj²A›u¢†ÁƒÀÂÖ ́ue¿ bYÉÿJÁ‚gsGvl޳ÀŸ¶—°I±É®žæ ̧ ¦§¡}—B„ã )•/`sbà©Ô‚“²ö1G£«OÜ£beîw‘ŠÃày û|ä...æ\±÷" ̃ß¼Ô“0Í9 ̄Ù±NxÍŽs÷¼²‘3)Š ̄ýé9Úížd§}ß›æm.7g/äæÊkyiM¿–—@î...œ|î‹>{üáÂ0ã endstream endobj 15 0 obj 1686 endobj 4 0 obj << /Type /Page /Parent 5 0 R /Resources << /Font << /F0 6 0 R /F1 8 0 R /F2 10 0 R /F3 12 0 R >> /ProcSet 2 0 R >> /Contents 14 0 R >> endobj 6 0 obj << /Type /Font /Subtype /TrueType /Name /F0 /BaseFont /TimesNewRoman,Bold /FirstChar 31 /LastChar 255 /Widths [ 778 250 333 555 500 500 1000 833 278 333 333 500 570 250 333 250 278 500 500 500 500 500 500 500 500 500 500 333 333 570 570 570 500 930 722 667 722 722 667 611 778 778 389 500 778 667 944 722 778 611 778 722 556 667 722 722 1000 722 722 667 333 278 333 581 500 333 500 556 444 556 444 333 500 556 278 333 556 278 833 556 500 556 556 444 389 333 556 500 722 500 500 444 394 220 394 520 778 500 778 333 500 500 1000 500 500 333 1000 556 333 556 667 667 667 778 333 333 500 500 350 500 1000 333 1000 389 333 389 521 444 444 250 333 333 667 500 722 220 500 333 747 556 500 570 333 747 667 400 549 333 278 333 576 540 250 333 500 389 500 667 333 469 444 722 722 722 722 722 667 722 722 722 667 667 667 667 389 389 722 722 722 722 778 778 778 778 570 722 722 722 722 722 722 667 556 444 500 500 500 500 278 444 444 444 444 444 444 444 278 278 733 556 556 556 500 500 500 500 549 444 556 556 556 556 500 333 333 ] /Encoding /WinAnsiEncoding /FontDescriptor 7 0 R >> endobj 7 0 obj << /Type /FontDescriptor /FontName /TimesNewRoman,Bold /Flags 16418 /FontBBox [ -250 -263 1264 895 ] /MissingWidth 789 /StemV 134 /StemH 134 /ItalicAngle 0 /CapHeight 895 /XHeight 626 /Ascent 895 /Descent -263 /Leading 211 /MaxWidth 1053 /AvgWidth 421 >> endobj 8 0 obj << /Type /Font /Subtype /TrueType /Name /F1 /BaseFont /TimesNewRoman /FirstChar 31 /LastChar 255 /Widths [ 778 250 333 408 500 500 833 778 180 333 333 500 564 250 333 250 278 500 500 500 500 500 500 500 500 500 500 278 278 564 564 564 444 921 722 667 667 722 611 556 722 722 333 389 722 611 889 722 722 556 722 667 556 611 722 722 944 722 722 611 333 278 333 469 500 333 444 500 444 500 444 333 500 500 278 278 500 278 778 500 500 500 500 333 389 278 500 500 722 500 500 444 480 200 480 541 778 500 778 333 500 444 1000 500 500 333 1000 556 333 889 778 778 778 778 333 333 444 444 350 500 1000 333 980 389 333 722 778 778 722 250 333 500 500 500 500 200 500 333 760 276 500 564 333 760 500 400 549 300 300 333 576 453 250 333 300 310 500 750 750 750 444 722 722 722 722 722 722 889 667 611 611 611 611 333 333 333 333 722 722 722 722 722 722 722 564 722 722 722 722 722 722 556 500 444 444 444 444 444 444 667 444 444 444 444 444 278 278 278 278 500 500 500 500 500 500 500 549 500 500 500 500 500 500 500 500 ] /Encoding /WinAnsiEncoding /FontDescriptor 9 0 R >> endobj 9 0 obj << /Type /FontDescriptor /FontName /TimesNewRoman /Flags 34 /FontBBox [ -250 -231 1292 923 ] /MissingWidth 769 /StemV 70 /StemH 70 /ItalicAngle 0 /CapHeight 923 /XHeight 646 /Ascent 923 /Descent -231 /Leading 231 /MaxWidth 1077 /AvgWidth 385 >> endobj 10 0 obj << /Type /Font /Subtype /TrueType /Name /F2 /BaseFont /LNNGJO+Webdings /FirstChar 31 /LastChar 255 /Widths [ 500 500 1000 1000 1000 1000 990 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 537 537 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 559 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 500 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1221 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 672 672 1000 843 517 1000 1000 1000 1000 428 605 1000 1000 1000 1000 663 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1000 1292 1000 1000 1000 1000 ] /FontDescriptor 11 0 R >> endobj 11 0 obj << /Type /FontDescriptor /FontName /LNNGJO+Webdings /Flags 6 /FontBBox [ -250 -385 1570 1000 ] /MissingWidth 538 /StemV 182 /StemH 182 /ItalicAngle 0 /CapHeight 1000 /XHeight 700 /Ascent 1000 /Descent -385 /Leading 385 /MaxWidth 1308 /AvgWidth 1000 /FontFile2 16 0 R >> endobj 16 0 obj << /Filter /FlateDecode /Length 17 0 R /Length1 19 0 R >> stream H‰ÌViPTWþn¿ÞØô±o^óìfhDZl¡W.MŒ±›]EDEãÒÆ5jbL¢AM̾èCAÍb¢“ˆ& Ä( ©X©ššÉ”5U™?‰0ç5 +“ßsï}ïÞsÎwÎ=Ë}8Á!Na¢qbË?’ˆÓM×ü’GíFkþ 0# È.Y]/ ̃Ò ̄<W±tmy‹—C x L]e™£ ́ÏEX-ÙK«$Þ£‰è,¢ÇUÖÔ7ÜÞ}’èbÂïZº¼Ä±ùØæ6€ÿÙ¿\ãh ̈UìP×~g/,sÔ”í¹5ç:Ñ]€g 0×—&£©ié3&eš&JQ†rT KP...j,E –a9j±uX‰‡qGñ*^Ã1¼Ž7ð&ÞÂÛxïâ=¼p' ¡'q ›è™øgðG—μ‘”âåb4°+Š VÊært¢è<ˆ¢*Ñœ∙ª[‘M9¿¢\‡Póx«%'{ªyJÖdS椌‰éi©‰ã⣠úqbdDH€/?¦„xÁ* R»EZØc×éŠ\<ä ̧lIêIã²%,‘}ÆN¡9þBã®Åö8ïR±Ôñ ̧Mâ¤ÔÈY∙I¾qRŒh‘bÖÝ ¡Ë¤xÑb•âD26ãÑá ̃¤Òó¢Ðø+Èñ”}×ÐÓ ¹ q 6Ž!íâFÈ«vˆàô9y²ˆ“UsòÂuEºÁö....»}Ré%í¶…
Text truncated - open the document above for the full version.
Pcgerber II V 5.0 : Thu Sep 27 11:28:15 2001 - (Untitled) : assm_top.art Pcgerber II V 5.0 : Thu Sep 27 11:28:17 2001 - (Untitled) : bottom.art Pcgerber II V 5.0 : Thu Sep 27 11:28:23 2001 - (Untitled) : gnd.art Pcgerber II V 5.0 : Thu Sep 27 11:28:33 2001 - (Untitled) : past_top.art Pcgerber II V 5.0 : Thu Sep 27 11:28:35 2001 - (Untitled) : silk_top.art Pcgerber II V 5.0 : Thu Sep 27 11:28:36 2001 - (Untitled) : solder_bot.art Pcgerber II V 5.0 : Thu Sep 27 11:28:36 2001 - (Untitled) : solder_top.art Pcgerber II V 5.0 : Thu Sep 27 11:28:38 2001 - (Untitled) : top.art Pcgerber II V 5.0 : Thu Sep 27 11:28:51 2001 - (Untitled) : vcc.art
Pcgerber II V 5.0 : Thu Sep 27 11:29:59 2001 - (Untitled)
Note: This report may not be duplicated without prior written consent of Bay Area Compliance Laboratory Corporation. This report must not be used by the client to claim product endorsement by NVLAP or any agency of the U.S. Government. FCC PART 15 SUBPART C EMI MEASUREMENT AND TEST REPORT For Actiontec Electronics, Inc. 760 North Mary Avenue Sunnyvale, CA 94086 FCC ID: LNQ802PI25 October 10, 2001 This Report Concerns: Original Report Equipment Type: Wireless LAN PCI Device Test Engineer: Jeff Lee Test Date: September 27, 2001 Reviewed By: John Y. Chan – Engineering Manager Prepared By: Bay Area Compliance Laboratory Corporation 230 Commercial Street, Suite 2 Sunnyvale, CA 94085 Tel: (408) 732-9162 Fax: (408) 732 9164 Actiontec Electronics, Inc. FCC ID: LNQ802PI25 Report # R0109271.doc FCC Part 15.247 Test Report Page 2 of 45 TABLE OF CONTENTS 1 - GENERAL INFORMATION.................................................................................................................................4 1.1 PRODUCT DESCRIPTION FOR EQUIPMENT UNDER TEST (EUT)..............................................................................4 1.2 OBJECTIVE............................................................................................................................................................4 1.3 RELATED SUBMITTAL(S)/GRANT(S)......................................................................................................................4 1.4 TEST METHODOLOGY............................................................................................................................................4 1.5 TEST FACILITY......................................................................................................................................................5 1.6 TEST EQUIPMENT LIST AND DETAILS....................................................................................................................6 1.7 EQUIPMENT UNDER TEST (EUT)...........................................................................................................................6 1.8 HOST SYSTEM CONFIGURATION LIST AND DETAILS.............................................................................................6 1.9 LOCAL SUPPORT EQUIPMENT LIST AND DETAILS..................................................................................................7 1.10 EXTERNAL I/O CABLING LIST AND DETAILS.......................................................................................................7 2 - SYSTEM TEST CONFIGURATION....................................................................................................................8 2.1 JUSTIFICATION......................................................................................................................................................8 2.2 EUT EXERCISE SOFTWARE...................................................................................................................................8 2.3 SPECIAL ACCESSORIES..........................................................................................................................................8 2.4 SCHEMATICS / BLOCK DIAGRAM..........................................................................................................................8 2.5 EQUIPMENT MODIFICATIONS................................................................................................................................8 2.6 CONFIGURATION OF TEST SYSTEM........................................................................................................................9 2.7 TEST SETUP BLOCK DIAGRAM............................................................................................................................10 3 - SUMMARY OF TEST RESULTS.......................................................................................................................11 4 - CONDUCTED OUTPUT POWER MEASUREMENT.....................................................................................12 4.1 STANDARD APPLICABLE.....................................................................................................................................12 4.2 MEASUREMENT PROCEDURE...............................................................................................................................12 4.3 MEASUREMENT RESULT......................................................................................................................................12 4.4 TEST EQUIPMENT................................................................................................................................................12 5 – SPURIOUS EMISSION.......................................................................................................................................16 5.1 STANDARD APPLICABLE.....................................................................................................................................16 5.2 MEASUREMENT PROCEDURE...............................................................................................................................16 5.3 MEASUREMENT DATA.........................................................................................................................................16 6 – POWER DENSITY...............................................................................................................................................23 6.1 STANDARD APPLICABLE.....................................................................................................................................23 6.2 MEASUREMENT PROCEDURE...............................................................................................................................23 6.3 TEST RESULTS.....................................................................................................................................................23 7 – 6 DB BANDW…
Text truncated - open the document above for the full version.
Conducted Emission – Front View Conducted Emission – Rear View Radiated Emission – Front View Radiated Emission – Rear View
| # | Rule Parts | Frequency Range | Power Output |
|---|---|---|---|
| 1 | 15C | 2.41 GHz - 2.46 GHz | 35.00 mW |

Wi-Fi 7 Outdoor Mesh AP
Equipment Class
DTS - Digital Transmission System
Wi-Fi 7 Outdoor Mesh AP
Equipment Class
DTS - Digital Transmission SystemTri-band Wi-Fi 6E Wireless AP
Equipment Class
DTS - Digital Transmission System
Tri-band Wi-Fi 7 Wireless AP
Equipment Class
6ID - 15E 6 GHz Low Power Indoor Access Point
Wi-Fi 6E Mesh Extender
Equipment Class
DTS - Digital Transmission System